

IB/2004/052778



INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

Signed

*Re Behen*


Dated 17 December 2004

**PRIORITY  
DOCUMENT**

SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH RULE 17.1(a) OR (b)

BEST AVAILABLE COPY

Patents Form 1/77

Patents Act 1977  
(Rule 16)

02DEC04 0945295-2 002879  
P01/1900 0426413.1 ACCOUNT CHA

The Patent Office

Cardiff Road  
Newport  
South Wales  
NP10 8QQ

**Request for grant of a patent**

(See the notes on the back of this form. You can also get  
an explanatory leaflet from the Patent Office to help you fill in  
this form)

1. Your reference

PHGB030221GBP

2. Patent application number  
(The Patent Office will fill this part in)

0426413.1 ✓

3. Full name, address and postcode of the or of  
each applicant (underline all surnames)

KONINKLIJKE PHILIPS ELECTRONICS N.V.  
GROENEWOUDESEWEG 1  
5621 BA EINDHOVEN  
THE NETHERLANDS

Patents ADP number (if you know it)

07419294001

If the applicant is a corporate body, give the  
country/state of its incorporation

THE NETHERLANDS

4. Title of the invention

ACTIVE MATRIX PIXEL DEVICE WITH PHOTO  
SENSOR

5. Name of your agent (if you have one)

"Address for service" in the United Kingdom  
to which all correspondence should be sent  
(including the postcode)

PHILIPS INTELLECTUAL PROPERTY & STANDARDS  
CROSS OAK LANE  
REDHILL  
SURREY, RH1 5HA

Patents ADP number (if you know it)

08359655001

6. Priority: Complete this section if you are  
declaring priority from one or more earlier  
patent applications, filed in the last 12 months.

Country

GB

Priority application number  
(if you know it)

0329002.0

Date of filing  
(day / month / year)

15/12/2003

7. Divisionals, etc: Complete this section only if  
this application is a divisional application or  
resulted from an entitlement dispute (see note d)

Number of earlier UK application

Date of filing  
(day / month / year)8. Is a Patents Form 7/77 (Statement of  
inventorship and of right to grant of a patent)  
required in support of this request?

YES

Answer YES if:

- a) any applicant named in part 3 is not an inventor, or
  - b) there is an inventor who is not named as an applicant, or
  - c) any named applicant is a corporate body.
- Otherwise answer NO (See note d)

Patents Form 1/77

Patents Form 1/77

9. Accompanying documents: A patent application must include a description of the invention. Not counting duplicates, please enter the number of pages of each item accompanying this form:

Continuation sheets of this form

Description 11

Claim(s) 3

Abstract 1

Drawing(s) 3

only

10. If you are also filing any of the following, state how many against each item.

Priority documents NONE

Translations of priority documents NONE

Statement of inventorship and right to grant of a patent (Patents Form 7/77) NONE

Request for a preliminary examination and search (Patents Form 9/77) NONE

Request for a substantive examination (Patents Form 10/77) NONE

Any other documents (please specify) NONE

11. I/We request the grant of a patent on the basis of this application.

Signature(s)

Date

2/12/04

12. Name, daytime telephone number and e-mail address, if any, of person to contact in the United Kingdom

DAVE MARDEN

Tel. 01293 815299

dave.marden@philips.com

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 08459 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered YES in part 8, a Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- Part 7 should only be completed when a divisional application is being made under section 15(4), or when an application is being made under section 8(3), 12(6) or 37(4) following an entitlement dispute. By completing part 7 you are requesting that this application takes the same filing date as an earlier UK application. If you want the new application to have the same priority date(s) as the earlier UK application, you should also complete part 6 with the priority details.

## DESCRIPTION

**ACTIVE MATRIX PIXEL DEVICE WITH PHOTO SENSOR**

5        This invention relates to active matrix pixel devices such as active matrix electroluminescent displays which incorporate photo sensors in the pixel circuits thereof. Also the invention relates to the manufacture of such devices and particularly, but not exclusively, active matrix pixel devices which comprise thin film transistors having a polycrystalline silicon channel.

10        Active matrix electroluminescent display devices which employ light emitting display elements are well known. The display elements may comprise organic thin film electroluminescent elements, for example using polymer materials, or else light emitting diodes (LEDs) using traditional III-V  
15 semiconductor compounds. Recent developments in organic electroluminescent materials, particularly polymer materials, have demonstrated their ability to be used practically for video display devices. These materials typically comprise one or more layers of a semiconducting conjugated polymer sandwiched between a pair of electrodes, one of which is  
20 transparent and the other of which is of a material suitable for injecting holes or electrons into the polymer layer.

      An active matrix electroluminescent display device generally comprises a row and column array of pixels. The supply of current to the display element of each pixel is controlled by a respective pixel circuit which typically  
25 comprises thin film transistors (TFTs). At least one of the TFTs, often referred to as the drive transistor, in each pixel circuit is employed to regulate the flow of current through the display element. It is important that the electrical characteristics of the drive transistor are stable throughout the operation of the display. TFTs having an amorphous silicon channel are known to suffer from  
30 problems such as threshold voltage drift when used to control continuous currents. For this reason, TFTs having a polycrystalline silicon (polysilicon) channel are favoured over amorphous silicon TFTs for use as the drive

transistor. However, structural differences in polysilicon channels from one TFT to another can lead to differences in their electrical characteristics.

In addition to the problems associated with non-uniformity of polysilicon TFT characteristics, electroluminescent display elements are known to suffer from aging effects. For example, "burn-in" is caused by the prolonged operation of particular pixels in the array and results in non-uniform output intensities between pixels despite being driven with the same signals.

In order to correct for non-uniformities in the pixel outputs it is known to incorporate a photo sensor in each of the individual pixel circuits. Each photo sensor serves to measure the light output from its respective pixel and is connected in the pixel circuit in such a way as to compensate for the non-uniformity problems described above. Examples of such are known from WO-01/20591, which contents are incorporated herein by way of reference. Figure 1 shows an example pixel circuit which employs an optical feedback mechanism as described. It will be appreciated that the pixel circuit is one of many hundreds within an array of similar circuits. Each pixel is defined at the crossing point of one of a set of data conductors 2 and one of a set of select conductors 4. Each of the sets of conductors 2, 4 run across the supporting substrate in a substantially orthogonal direction to one another. Power line 6 provides a current to the electroluminescent display element 8, the current being modulated by the drive transistor 10. The pixel circuit further comprises a photo sensor 12 which measures, or detects, the light output from the display element 8 and serves to modulate, or adjust, the current flowing through the drive transistor 10 in accordance with the measured light intensity.

Photo sensors, for example PIN diodes, formed of amorphous silicon are preferred over those formed of polysilicon because the optical absorption of amorphous silicon is several orders of magnitude higher over parts of the visible light range. An amorphous silicon photo sensor therefore provides a much higher signal to noise ratio in the associated correction circuitry.

For the reasons described above, each pixel circuit in a high quality active matrix electroluminescent display device preferably comprises polysilicon TFTs and amorphous silicon photo sensors. Figure 2 shows a

sectional view of part of the pixel circuit shown in Figure 1 taken through the TFT 10 and the photo sensor 12. The TFT 10 shown is a top-gate type having a polysilicon channel 15 with adjacent doped polysilicon source and drain regions, 16 and 17. These regions may be doped either n-type or p-type. However, both n-type and p-type TFTs are often formed on the same substrate. A gate insulating layer 18 separates the channel 15 from a metallic gate 20.

When patterning the gate 20, a photo sensor contact 22 is also defined using the same metal layer. An n-i-p stack is then formed on the photo sensor contact 22 to provide a vertical amorphous silicon PIN diode 12. This stack comprises a layer of n-type amorphous silicon 24, a thicker layer of intrinsic amorphous silicon 25, and a layer of p-type amorphous silicon 26. These layers are deposited sequentially and then patterned into an island.

A top diode contact 28 is then formed of a transparent conductive material such as indium tin oxide (ITO) over the amorphous silicon stack. This allows light 100 from the overlying electroluminescent display element (not shown) to pass to the intrinsic silicon of the photo sensor.

One significant problem associated with the formation of the n-i-p stack is the difficulty in doping the p-type layer 26 during the deposition process. The doping is commonly carried out by gas phase doping. Dedicated equipment and gases are required in order to perform gas phase doping to avoid the undesirable contamination of the deposition chamber. Also, the gases required, B<sub>2</sub>H<sub>6</sub> for example, are classed as particularly hazardous to work with and there is increasing pressure to remove such gases from the workplace due to health and safety concerns. This presents a significant barrier to large-scale manufacture of active matrix electroluminescent display devices having amorphous silicon photo sensors with polysilicon TFTs.

US-5,589,694 discloses a semiconductor device in which TFTs and thin film diodes (TFDs) are formed on a substrate. A semiconductor layer is deposited and patterned to provide separate semiconductor islands for each of the TFTs and the TFDs. Plasma doping is employed to dope n-type and p-type regions in both the TFT and TFD islands, the latter being formed with a

planar structure. One problem associated with forming a TFD in this way, is that the amorphous silicon intrinsic region of the diode must withstand the high temperatures associated with the processing of the polysilicon TFT island. It is difficult to protect the amorphous silicon from heat damage when it is in close proximity to the transistor stack which is to be heated. Another problem with the arrangement of US-5,589,694 is that a series of separate islands must be defined for the respective transistors and diodes.

According to one aspect of the present invention there is provided a method of manufacturing an active matrix pixel device comprising a thin film transistor which includes a polycrystalline silicon channel and doped source/drain regions, and a PIN diode which includes a p-type doped region and an n-type doped region separated by an amorphous silicon intrinsic region, the method including the steps of:

(a) – forming a plurality of polycrystalline silicon islands on a substrate, one of which providing the transistor channel, and source/drain regions; and then,

(b) – depositing and patterning a layer of amorphous silicon to provide the intrinsic region of the PIN diode such that the intrinsic region overlies and contacts at least a part of one of the polycrystalline silicon islands which provides one of the p-type or n-type doped regions. By depositing the amorphous silicon after the polysilicon islands have been processed, the amorphous silicon is not subjected to damaging heat treatment, thereby enabling a higher quality PIN diode to be manufactured.

Preferably, the source/drain regions and said one of the p-type or n-type doped regions of the PIN diode are provided by the same polycrystalline silicon island. Advantageously, this avoids the need for a separate doped contact to be formed, thereby reducing the number of processing steps, and saving production costs.

According to a second aspect of the invention there is provided an active matrix pixel device comprising a plurality of polycrystalline silicon islands supported by a substrate, one of the islands providing a channel and doped

source/drain regions of a thin film transistor, the device further comprising a PIN diode which includes a p-type doped region and an n-type doped region separated by an amorphous silicon intrinsic region, wherein the intrinsic region overlies and contacts at least a part of one of the polycrystalline silicon islands  
5 which provides one of the p-type or n-type doped regions. The amorphous silicon intrinsic region of the PIN diode overlies the doped n-type and p-type regions to provide a contact therewith. This allows the polysilicon doped regions to be processed before the deposition of the amorphous silicon.

In one preferred embodiment of the invention the PIN diode has a  
10 lateral structure wherein both the p-type and n-type doped regions of the PIN diode are provided by respective ones of the polycrystalline silicon islands. These islands can be shared with transistors such that one, or both of the doped PIN diode regions share a polysilicon island with the source/drain regions of the transistors. Advantageously, doped regions from both p-type  
15 and n-type thin film transistors can be exploited to provide both doped regions of the PIN diode, thereby further reducing the number of process steps. It is common for both n-type and p-type thin film transistors to be present on one substrate. Therefore, very few extra processing steps are required in order to achieve a thin film PIN photodiode. In addition, a transparent conductive gate  
20 may be provided, the gate overlying the intrinsic region of the pin diode separated therefrom by an insulating layer. Advantageously, the gate serves to apply a voltage to the intrinsic region of the PIN photodiode so as to control the conductivity between the n-type and the p-type doped regions, in effect providing a gated PIN diode.

25 In another preferred embodiment of the invention, the PIN photodiode has a vertical structure in which the n-type, amorphous intrinsic silicon, and p-type layers are laminated wherein one of the doped contacts is provided by one of the polysilicon islands formed on the substrate. For example, the source/drain regions of a transistor are doped n-type, and the method of  
30 manufacture further comprises the steps of:

(c) – depositing and patterning a layer of aluminium to define a top PIN diode contact on the intrinsic region of the PIN diode;



(d) — annealing the top PIN diode contact to cause aluminium ions to diffuse into the underlying intrinsic region to form the p-type doped region. By employing aluminium as a dopant source, the need to use gas-phase doping in such a vertical structure in order to provide a p-doped contact is removed.

5 Advantageously, this avoids the hazards associated with using gas-phase doping, thereby making this process of forming the p-type region both cheaper and safer than known methods.

In order to allow light from a display element, for example, to reach the intrinsic portion of the diode, a part of the top photodiode contact may be

10 etched away using known etching techniques.

An example application of the active matrix pixel device according to the invention is an active matrix electroluminescent display device employing optical feedback in which the photodiode serves to measure the light intensity output from an associated display element and supply a signal to drive circuitry

15 connected thereto to enable modulation of the light output in accordance with the measured light intensity.

These and other features and advantages of the present invention will become apparent from reading of the following description of preferred

20 embodiments, given by way of example only, and with reference to the accompanying drawings, in which:-

Figure 1 shows a pixel circuit of an active matrix electroluminescent display device having a known arrangement of circuit components;

Figure 2 is a sectional view through part of the pixel circuit shown in

25 Figure 1;

Figure 3 is a sectional view through part of the pixel circuit having a photo sensor according to a first embodiment of the invention; and,

Figures 4 and 5 are sectional views through part of a pixel circuit having a photo sensor according to a second embodiment of the invention at different

30 stages of fabrication:

The same reference numerals are used throughout the Figures to denote the same, or similar, parts. It should be understood that the Figures are

merely schematic and are not drawn to scale. In particular, certain dimensions have been exaggerated whilst others have been reduced.

It has been recognised by the inventor that the polycrystalline silicon (polysilicon) islands required for the thin film transistors (TFTs) can be formed before depositing the amorphous silicon required for the intrinsic region of a PIN diode stack. Therefore, the amorphous silicon is not subjected to the high temperatures required to form the polysilicon islands. It has been further recognised that the doped source and drain contact regions of the polysilicon TFTs can be employed to form at least one of the doped regions in an amorphous silicon photo sensor. By sharing a doped region in this way, the requirement to provide a separate doped region for the photo sensor is removed. Example structures in which at least one doped region is shared between a TFT and a photo sensor will now be described.

Figure 3 shows two TFTs, 10a and 10b, disposed on a substrate 14 and each having a polysilicon channel region, 15a and 15b. The first TFT 10a has n-type doped source and drain regions, 16a and 17a. The second transistor 10b has p-type doped source and drain regions. The respective metallic source and drain contacts have not been shown here for simplicity.

The polysilicon island defining the channel, source and drain regions of each TFT is formed in a known manner. For example, a layer of amorphous silicon is deposited on the substrate and source and drain regions are then selectively doped by ion implantation. Following this the amorphous silicon layer is patterned into islands and then crystallised by laser annealing for example. It will be appreciated by the skilled person that there are variations on this method for forming the islands. For example, it is known to crystallise the silicon layer before the patterning step.

The active matrix array typically comprises many thousands of TFTs disposed on the substrate. However, only two are shown in Figure 3 for simplicity. In accordance with a first embodiment of the invention, the n-type doped drain region 17a of one TFT 10a and the p-type doped source region 16b of an adjacent TFT are used to define also the doped contacts for an

amorphous silicon photo sensor 12. Therefore, the separate doped regions for the photo sensors of Figure 2 are not required. It will be appreciated that the adjacent TFTs employed for this purpose are of opposite conductivity types, i.e. one n-type and one p-type.

5 To provide the intrinsic region of the photo sensor 12, a layer of intrinsic amorphous silicon is deposited over the substrate and patterned into individual islands positioned between a respective pair of adjacent TFTs. Each island overlies and contacts a part of an n-type doped region of one TFT and a p-type doped region of the other.

10 Therefore, PIN diodes which can serve as photo sensors are defined on the substrate without the need for dedicated gas phase doping equipment. Advantageously, this method provides a simple, and therefore cheap, route to manufacturing active matrix electroluminescent display devices incorporating photo sensors.

15 The resulting arrangement of the method according to the first embodiment, as shown in Figure 3, comprises a lateral PIN diode 12 which provides certain advantages over the vertical arrangement of Figure 2 for example. Firstly, the vertical arrangement requires a relatively thick amorphous silicon layer, 0.25 - 1.50 $\mu$ m for example, in order to ensure that the reverse  
20 leakage current is of a low enough value to allow effective operation of the device. Providing a layer having this thickness is relatively difficult and time consuming. In contrast, the distance between the doped contact regions of the photo sensor in Figure 3 is equal to the gap between adjacent TFTs. In this case, the reverse leakage current can be maintained at an acceptably low  
25 level by using a thinner intrinsic layer. Advantageously, this intrinsic layer can be formed simply by deposition and patterning.

A gate insulator layer 18, for example of SiO<sub>2</sub>, is then deposited over the substrate. A metal layer, of aluminium for example, is then deposited over the substrate and patterned to define a gate 20a, 20b, for each TFT. A  
30 transparent conductive gate 30 is then formed in a similar manner over the intrinsic region of the n-i-p diode. This serves, during operation, to apply a voltage to the diode so that it can control, to some extent, the conductivity

between the doped contacts. For example, charge from an adjacent insulator can accumulate in the channel and affect the off-current. A biasing voltage applied to the gate 30 can advantageously minimise the off-current. The transparency of the gate is required to enable the light 100 from the display  
5 element to pass therethrough.

It will be appreciated that the gate 30 above the photo sensor is an optional feature which can be omitted if required without deviating from the advantages provided by the shared doped regions.

With reference to Figures 4 and 5, a vertical n-i-p stack can be provided  
10 by using a doped region of one polysilicon TFT for the n-type region. The p-type region is formed by depositing aluminium on the intrinsic amorphous silicon island and annealing so that the aluminium diffuses into the amorphous silicon thereby doping it p-type. The aluminium can then be patterned to reveal the underlying p-type region. Fabrication of a photo sensor according to this  
15 second embodiment will now be described.

In a similar manner to the above-described embodiment, a polysilicon island is formed on a substrate 14 by deposition, patterning and annealing of an amorphous silicon layer. n-type source and drain regions, 16,17, are defined by ion implantation prior to annealing the amorphous silicon. An  
20 insulating layer is then deposited over the substrate to provide the gate-insulating layer 18. A metallic gate electrode 20 is then formed over the channel 15. A passivation layer 35 is then deposited over the entire substrate. A contact window is then opened up in the passivation layer to expose the n-type drain region 17. A layer of intrinsic amorphous silicon is then deposited  
25 over the substrate and patterned to define an island 25' disposed on part of the n-type drain region 17, as shown in Figure 4. This island provides the main body of the vertical photo sensor. Vias are formed in the passivation layer to allow contact with the underlying source and drain regions 16,17, of the TFT.

A layer of aluminium is then deposited and patterned to define source  
30 and drain contacts, 36,37, and a top photo sensor contact 40. It will be appreciated that an aluminium alloy can instead be used for this purpose. The top photo sensor contact 40 is then annealed by heating to 200°C for 20

minutes for example. This annealing process causes aluminium ions to diffuse into the underlying intrinsic island 25', doping a region p-type. In addition, the annealing crystallises at least a portion of the doped p-type region which enhances the doping effect.

5        With reference to Figure 5, part of the top surface of the p-type region 26 is thereafter exposed by etching away part of the aluminium top photo sensor contact 40. This allows exposure of the PIN stack to light 100 emitted from the overlying display element.

10        From this method, a highly effective p-type contact 26 can be formed without the use of gas phase dopants.

15        In a third embodiment of the invention (not shown) the amorphous silicon intrinsic region of the PIN diode overlies the gate electrode insulated therefrom by an insulating layer. This provides light shielding to the diode to prevent ambient light from the side of the substrate remote the TFT causing a photocurrent. Such an arrangement is particularly beneficial when employed in optical feedback circuits for electroluminescent displays as unwanted ambient light can result in an inaccurate measurement of the output light intensity from an associated display element.

20        It will be appreciated that the n-type and/or p-type doped contact for the PIN diode may be provided by a polysilicon island which does not form part of a TFT without deviating from the essence of the invention.

25        In summary, an active matrix pixel device is provided, for example an electroluminescent display device, the device comprising circuitry supported by a substrate and including a polysilicon TFT and an amorphous silicon thin film PIN diode. Polysilicon islands are formed before an amorphous silicon layer is deposited for the PIN diode. This avoids the exposure of the amorphous silicon to high temperature processing. The TFT comprises doped source/drain regions, one of which may also provide the n-type or p-type doped region for the diode. Advantageously, the requirement to provide a separate doped region for the photodiode is removed, thereby saving processing costs. A  
30        second TFT having a doped source/drain region of the opposite conductivity type may provide the other doped region for the diode, wherein the intrinsic

region is disposed laterally between the two TFTs, overlying each of the respective polysilicon islands.

From the present disclosure, many other modifications and variations will be apparent to persons skilled in the art. Such modifications and variations may involve other features which are already known in the art and which may be used instead of or in addition to features already disclosed herein. It should be understood that the scope of the disclosure of the present application includes any and every novel feature or combination of features disclosed herein either explicitly or implicitly and together with all such modifications and variations, whether or not relating to the main inventive concepts disclosed herein and whether or not it mitigates any or all of the same technical problems as the main inventive concepts. The applicants hereby give notice that patent claims may be formulated to such features and/or combinations of such features during prosecution of the present application or of any further application derived or claiming priority therefrom.

## CLAIMS

1. A method of manufacturing an active matrix pixel device comprising a thin film transistor which includes a polycrystalline silicon channel and doped source/drain regions, and a PIN diode which includes a p-type doped region and an n-type doped region separated by an amorphous silicon intrinsic region, the method including the steps of:

(a) – forming a plurality of polycrystalline silicon islands on a substrate, one of which providing the transistor channel, and source/drain regions; and then,

(b) – depositing and patterning a layer of amorphous silicon to provide the intrinsic region of the PIN diode such that the intrinsic region overlies and contacts at least a part of one of the polycrystalline silicon islands which provides one of the p-type or n-type doped regions.

2. A method according to Claim 1, wherein the source/drain regions and said one of the p-type or n-type doped regions of the PIN diode are provided by the same polycrystalline silicon island.

3. A method according to claims 1 or 2, wherein the source/drain regions are doped n-type, and wherein the method further comprises the steps of:

(c) – depositing and patterning a layer of aluminium to define a top PIN diode contact on the intrinsic region of the PIN diode;

(d) – annealing the top PIN diode contact to cause aluminium ions to diffuse into the underlying intrinsic region to form the p-type doped region.

4. A method according to claim 3, further comprising the step of:

(e) – etching away part of the top PIN diode contact so as to expose the PIN diode to input light.

5. An active matrix pixel device comprising a plurality of polycrystalline silicon islands supported by a substrate, one of the islands providing a channel

and doped source/drain regions of a thin film transistor, the device further comprising a PIN diode which includes a p-type doped region and an n-type doped region separated by an amorphous silicon intrinsic region, wherein the intrinsic region overlies and contacts at least a part of one of the polycrystalline silicon islands which provides one of the p-type or n-type doped regions.

6. An active matrix pixel device according to Claim 5, wherein the source/drain regions and said one of the p-type or n-type doped regions of the PIN diode are provided by the same polycrystalline silicon island.

7. An active matrix pixel device according to Claim 5 or 6, wherein both the p-type and n-type doped regions of the PIN diode are provided by respective ones of the polycrystalline silicon islands.

8. An active matrix pixel device according to Claim 7, further comprising a second thin film transistor having doped source/drain regions provided by one of the islands, the doped source/drain regions being of an opposite conductivity type to those of the first transistor, wherein the n-type doped region of the PIN diode is provided by a doped source/drain region of one transistor and the p-type doped region of the PIN diode is provided by a doped source/drain region of the other transistor.

9. An active matrix pixel device according to Claim 7 or 8, wherein a transparent conductive gate overlies the intrinsic region of the PIN diode separated therefrom by an insulating layer, the gate serving to apply a voltage to the intrinsic region so as to control the conductivity between the n-type and p-type doped regions.

10. An active matrix pixel device according to any one of Claims 5 to 7, wherein the transistor further comprises a gate electrode which serves to control the current through the channel, and wherein the amorphous silicon intrinsic region of the PIN diode overlies the gate electrode.



11. An active matrix electroluminescent display device according to any preceding claim, wherein the PIN diode serves to measure the light intensity output from an associated display element and supply a signal to drive circuitry  
5 connected thereto to enable modulation of the light output in accordance with the measured light intensity.

## ABSTRACT


## ACTIVE MATRIX PIXEL DEVICE WITH PHOTO SENSOR

5

An active matrix pixel device is provided, for example an electroluminescent display device, the device comprising circuitry supported by a substrate and including a polysilicon TFT (10a) and an amorphous silicon thin film PIN diode (12). Polysilicon islands are formed before an amorphous silicon layer is deposited for the PIN diode. This avoids the exposure of the amorphous silicon to high temperature processing. The TFT comprises doped source/drain regions (16a,17a), one of which (17a) may also provide the n-type or p-type doped region for the diode. Advantageously, the requirement to provide a separate doped region for the photodiode is removed, thereby saving processing costs. A second TFT (10b) having a doped source/drain region (16b,17b) of the opposite conductivity type may provide the other doped region (16b) for the diode, wherein the intrinsic region (25) is disposed laterally between the two TFTs, overlying each of the respective polysilicon islands.

20 [Fig. 2]

1/3





Prior ART

Fig. 1

PHGBO30221GBP

2/3



PHGB030221GBP

3/3




Fig. 4




Fig. 5

PCT/IB2004/052778



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☒ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☒ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**